[1]
Blatný, J. and Bartoněk, D. 2012. The Hardware Accelerator SFDL/SCL. Computing and Informatics. 14, 2 (Jan. 2012), 207–224.