Strnadel, J. 2012. Testability Analysis and Improvements of Register-Transfer Level Digital Circuits. Computing and Informatics. 25, 5 (Jan. 2012), 441–464.