Blatný, J., & Bartoněk, D. (2012). The Hardware Accelerator SFDL/SCL. Computing and Informatics, 14(2), 207–224. Retrieved from http://147.213.75.17/ojs/index.php/cai/article/view/227