Strnadel, J. (2012). Testability Analysis and Improvements of Register-Transfer Level Digital Circuits. Computing and Informatics, 25(5), 441–464. Retrieved from http://147.213.75.17/ojs/index.php/cai/article/view/353