Blatný, J., and D. Bartoněk. 2012. “The Hardware Accelerator SFDL SCL”. Computing and Informatics 14 (2):207-24. http://147.213.75.17/ojs/index.php/cai/article/view/227.