Strnadel, Josef. 2012. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. Computing and Informatics 25 (5):441-64. http://147.213.75.17/ojs/index.php/cai/article/view/353.