Blatný, J. and Bartoněk, D. (2012) “The Hardware Accelerator SFDL/SCL”, Computing and Informatics, 14(2), pp. 207–224. Available at: http://147.213.75.17/ojs/index.php/cai/article/view/227 (Accessed: 8 November 2024).