Strnadel, J. (2012) “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”, Computing and Informatics, 25(5), pp. 441–464. Available at: http://147.213.75.17/ojs/index.php/cai/article/view/353 (Accessed: 8 November 2024).