J. Blatný and D. Bartoněk, “The Hardware Accelerator SFDL/SCL”, Comput. Inform., vol. 14, no. 2, pp. 207–224, Jan. 2012.