J. Strnadel, “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”, Comput. Inform., vol. 25, no. 5, pp. 441–464, Jan. 2012.