S. Racek, P. Herout, and J. Hlavička, “Dependability Evaluation of Time Triggered Architecture Using Simulation”, Comput. Inform., vol. 23, no. 1, pp. 51–76, Feb. 2012.