[1]
L. Sekanina and Štěpán Friedl, “An Evolvable Combinational Unit for FPGAs”, Comput. Inform., vol. 23, no. 5-6, pp. 461–486, Feb. 2012.