K. Arunachalam, M. Perumalsamy, and K. K. Ponnusamy, “Fault Tolerance in Reversible Logic Circuits and Quantum Cost Optimization”, Comput. Inform., vol. 39, no. 5, pp. 1099–1116, Mar. 2021.