[1]
T. Kryjak and M. Gorgon, “Pipeline Implementation of Peer Group Filtering in FPGA”, Comput. Inform., vol. 31, no. 4, p. 727–741, Oct. 2012.