Strnadel, Josef. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. Computing and Informatics, vol. 25, no. 5, Jan. 2012, pp. 441-64, http://147.213.75.17/ojs/index.php/cai/article/view/353.