Strnadel, Josef. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. Computing and Informatics 25, no. 5 (January 30, 2012): 441–464. Accessed November 23, 2024. http://147.213.75.17/ojs/index.php/cai/article/view/353.