Strnadel J. Testability Analysis and Improvements of Register-Transfer Level Digital Circuits. Comput. Inform. [Internet]. 2012 Jan. 30 [cited 2024 Nov. 23];25(5):441-64. Available from: http://147.213.75.17/ojs/index.php/cai/article/view/353