Dedicated Hardware for Complex Mathematical Operations

Authors

  • Peter Malík Institute of Informatics, Slovak Academy of Sciences, Bratislava

Keywords:

Dedicated hardware, division, natural logarithm, exponential function, MAC, co-processor, floating-point, FPGA

Abstract

New hardware FPGA implementations for the efficient computations of division, natural logarithm and exponential function are proposed. The proposed implementations use generic floating-point adder and multiplier with small additional resources that are shared to compute more frequently used multiply and accumulate operations. Hardware sharing improved the resource utilization. The time of the computation has been reduced to only 6 clock cycles when the natural logarithm and exponential function are calculated. The division is calculated in 5 clock cycles. They are designed as technology independent high throughput computing cores with minimized memory requirements which can be used in higher numbers to significantly increased calculation speed in spectral processing. A new universal arithmetic floating-point unit is also proposed.

Downloads

Download data is not yet available.

Downloads

Published

2017-02-10

How to Cite

Malík, P. (2017). Dedicated Hardware for Complex Mathematical Operations. Computing and Informatics, 35(6), 1438–1466. Retrieved from http://147.213.75.17/ojs/index.php/cai/article/view/3557

Issue

Section

Special Section Articles