SOME PITFALLS OF PARALLEL LOGIC PROGRAMMING
Abstract
Logic programs are highly amenable to parallelization, and their level of abstraction relieves the programmer of many of the most difficult and error-prone details of parallel programming. However, tuning the performance of a parallel logic program is nontrivial. While working with programmers we noticed that they evolved strategies based on observed parallel performance. This paper illustrates some pitfalls inherent in this approach, using simple examples whose behaviour does not depend upon a particular task scheduling algorithm, and which are mostly non-speculative and therefore of general interest. It has two aims: to make parallel logic programmers more aware of such pitfalls, and to pose a challenge to future runtime analysis tools.Downloads
Download data is not yet available.
Published
2012-03-01
How to Cite
Prestwich, S. (2012). SOME PITFALLS OF PARALLEL LOGIC PROGRAMMING. Computing and Informatics, 19(4), 299–315. Retrieved from http://147.213.75.17/ojs/index.php/cai/article/view/564
Issue
Section
Articles