Designing of Processor-Time Optimal Hexagonal Systolic Array for Matrix Multiplication
Abstract
A procedure for synthesizing 2D hex systolic array of Kung´s type for square matrix-matrix multiplication is proposed. The procedure is based on data dependence approach. The systolic array synthesized by this procedure is processor-time optional. The obtained array has n2 processing elements, compared with 3n2-3n+1 in the original Kung´s array. The active execution time of the array is 3n-2 time units.Downloads
Download data is not yet available.
Published
2012-03-05
How to Cite
Milovanovič, E. I., Milentijevič, I. Z., & Milovanovič, I. Ž. (2012). Designing of Processor-Time Optimal Hexagonal Systolic Array for Matrix Multiplication. Computing and Informatics, 16(1), 1–11. Retrieved from http://147.213.75.17/ojs/index.php/cai/article/view/671
Issue
Section
Articles